

Sole Inventor


Docket No. 20063/OG03-015

"EXPRESS MAIL" mailing label No.

EV 403728425 US

Date of Deposit: January 15, 2004

I hereby certify that this paper (or fee) is being deposited with the United States Postal Service "EXPRESS MAIL POST OFFICE TO ADDRESSEE" service under 37 CFR §1.10 on the date indicated above and is addressed to:
Commissioner for Patents, P.O. Box 1450,
Alexandria, VA 22313-1450


Charissa D. Wheeler

APPLICATION FOR UNITED STATES LETTERS PATENT

SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

Be it known that I, **Ik Soo Do**, a citizen of Republic of Korea, residing at 221 Dodang-dong, Wonmi-gu, Bucheon-si have invented a new and useful **SEMICONDUCTOR DEVICES AND METHODS OF FABRICATION OF THE SAME**, of which the following is a specification.

SEMICONDUCTOR DEVICES AND METHODS FOR FABRICATION THE SAME

FIELD OF THE DISCLOSURE

[0001] The present disclosure relates generally to semiconductor devices and, more particularly, to methods for fabrication semiconductor devices.

BACKGROUND

[0002] In general, semiconductor devices may be divided into transistors, bipolar ICs (Integrated Circuits), and MOS ICs. A MOS (Metal Oxide Semiconductor) transistor is a type of field effect transistor. MOS transistors have the following structure: a source/drain region formed in a semiconductor substrate and a gate oxide layer and a gate formed on the substrate in which the source/drain region is formed. MOS transistors which have a LDD (Lightly Doped Drain) region inside the source/drain region are widely used.

[0003] MOS transistors may be further divided into N channel MOS transistors and P channel MOS transistors based on the type of channel in the device. A device with an N channel transistor and a P channel transistor formed on one substrate is called a CMOS (Complementary Metal Oxide Semiconductor) transistor.

[0004] A prior art method of fabricating a conventional semiconductor device will now be explained with reference to Fig. 1a through Fig. 1d.

[0005] In the example of Fig. 1a, an active region for a semiconductor device is defined with the formation of an STI (Shallow Trench Isolation) on a silicon wafer 1. Selective ion implantation of P-channel and N-channel dopants into the defined active region forms an N well for the PMOS region and a P well for the NMOS region, respectively. Then, after a gate oxide layer 3 is formed by thermal oxidation of the silicon wafer 1, polysilicon 4 is deposited on the layer by CVD (chemical vapor deposition).

[0006] The resistance of the polysilicon 4 is decreased by annealing after doping the P-channel dopant into the polysilicon of the PMOS region and the N-channel dopant into the polysilicon of the NMOS region, respectively.

[0007] Then, the gate electrode of the semiconductor device is formed by patterning the polysilicon 4 and the gate oxide layer 3. The source/drain regions 5 with low concentration are formed by selective ion implantation of a P-channel dopant and an N-channel dopant with low concentration into the PMOS region and the NMOS region, respectively, with a mask of the gate electrode. Next, a nitride layer 6 is deposited on the entire surface of the silicon wafer 1.

[0008] As illustrated in Fig. 1b, the nitride layer 6 on the silicon wafer 1 is removed by blanket etching. Though the nitride layer is removed from the upper surface of the silicon wafer 1, it is not removed from the lateral walls of the gate electrodes 3 and 4, and, thus, forms spacers 6. Then, source/drain regions 5 with high concentration are formed by selective ion implantation of P-channel dopant and N-channel dopant with high concentration into the

PMOS region and NMOS region, respectively, with the gate electrodes 3, 4 and the spacers 6 masked.

[0009] As illustrated in Fig. 1c, a PMD (Pre-Metal Dielectric) liner oxide layer 8 is formed. The PMD liner oxide layer 8 prevents defects in the silicon wafer and the semiconductor device and diffusion of alkali ions into the silicon wafer since such defects and diffusion are caused by the high moisture contents of BPSG (Borophosphosilicate Glass) and PSG (Phosphosilicate Glass) layers which are deposited as interlayer dielectric in succeeding processes.

[0010] An interlayer dielectric 9 such as a BPSG or PSG layer is deposited for insulation between the metal layer and the polysilicon (or source/drain region). The metal layer is formed to connect the electrode of semiconductor device in succeeding processes. The interlayer dielectric 9 is planarized by a CMP (Chemical Mechanical Polishing) process to achieve satisfactory step coverage of the silicon wafer.

[0011] As illustrated in Fig. 1d, a mask pattern is formed on the interlayer dielectric 9 to reveal the contact regions for the electrode connection of the semiconductor device. Then, the interlayer dielectric 9 revealed by the mask pattern is etched and removed. Since the revealed areas of the PMD liner oxide layer 8 are etched and removed, contact holes are formed to reveal the electrode regions (e.g., the gate electrodes and the source/drain regions) of the semiconductor device.

[0012] After the mask pattern remaining on the interlayer dielectric 9 is removed, a thin metallic film is deposited on the entire surface of the silicon

wafer 1 by using sputtering to fill the contact holes with the thin metallic film. Then, as the thin metallic film on the dielectric is patterned, a metal wiring layer is formed. Finally, the semiconductor device is completed.

[0013] As miniaturization of semiconductor devices leads to miniaturization of design rules, several problems are caused for the conventional fabrication of semiconductor devices when the contacts with the gate and source/drain regions are formed.

[0014] As shown in Fig. 1, a conventional gate structure has non-planarization weak points and also has a failure possibility created by a gate to contact short due to a lack of gate contact margin due to the miniaturization of the device. Furthermore, it is difficult to form a fine gate pattern because current control is achieved by controlling the gate CD (critical dimension).

[0015] U.S. patent 4,455,740 describes a method of forming a trench gate structure that achieves a size reduction of the transistor and makes the source and drain closer.

[0016] Japanese patent publication No. JP6097450 describes a top drain trench type RESURF (Reduced Surface Field) DMOS (Diffusion Metal Oxide Semiconductor) transistor that forms a trench between the source and the drain and establishes a gate inside the trench.

[0017] ISPSD 2000, pages 47-50, describes a trench gate structure that fills the inside of the trench with a polysilicon gate.

[0018] Japanese patent publication No. JP7074352 describes a transistor for horizontal electric power by forming the source, drain, and

trench on the substrate, and forming a gate on the surface of the region which forms a channel between the source and the trench.

[0019] A structure and operation of a trench DMOS transistor is discussed in Bulucea et al., "Trench DMOS Transistor Technology for High Current Switch", 1991. Vol. 34, No. 5, pp. 493-507.

[0020] U.S. patent 5,378,655 describes an erect gate structure for fabricating a trench gate power device.

[0021] Though such prior art efforts adopt a gate buried in a trench, creating a gate pattern is difficult in that the source/drain electrodes are both in the sides of a trench and that current control is achieved through the gate CD.

BRIEF DESCRIPTION OF THE DRAWINGS

[0022] Figs. 1a through 1d are cross-sectional views illustrating a conventional method of fabricating semiconductor devices.

[0023] Figs. 2a through 2f are cross-sectional views illustrating an example method of fabrication semiconductor devices in accordance with the teachings of this disclosure.

DETAILED DESCRIPTION

[0024] Referring to Fig. 2a, after cleaning a silicon wafer 10, a photoresist pattern is formed and a trench 11 is formed on the silicon wafer. Then, the photoresist pattern is removed.

[0025] More specifically, a photoresist layer is formed by spreading a photoresist material to be used as an etching mask on a substrate. A

photoresist pattern is formed by patterning the photoresist layer to expose a trench region. Next, when the substrate is etched by using the photoresist pattern as an etching mask, a trench 11 is formed in the substrate.

[0026] In the illustrated example, the trench 11 is formed by an anisotropic etching process that uses Cl_2 and HBr as etching gas.

[0027] The photoresist pattern on the silicon wafer may be removed by a general method such as photoresist ashing.

[0028] Fig. 2b is a cross sectional view of an oxide layer 12 deposited on the silicon wafer containing the trench. A USG (Undoped Silicate Glass) layer based on TEOS (Tetra-Ethyl Ortho Silicate Glass), an oxide layer formed by HDP CVD (High Density Plasma Chemical Vapor Deposition), or a USG layer formed at high temperature can be used as the oxide layer 12.

[0029] The oxide layer removes the defects of the silicon wafer resulting from the anisotropic etching process used to form the trench 11. The oxide layer also prevents leakage current through the trench surface by maintaining a stable bonding (Si-O_2 bonding) state for the silicon wafer. Further, the oxide layer plays a role in avoiding stress concentration by rounding the corner of the trench bottom.

[0030] Fig. 2c is a cross sectional view of an example gate electrode 13 formed in the trench 11. The gate electrode 13 is formed as follows.

[0031] Polysilicon is deposited on the silicon substrate including the oxide layer 12 by LPCVD (low pressure chemical vapor deposition) at a temperature of about $420\text{-}520^\circ\text{C}$, (preferably at a temperature of about 470°C), using Si_2H_6 .

[0032] Deposition of polysilicon at a low temperature is important for the manufacture of a low current device. Another way to deposit the polysilicon is to use plasma chemical vapor deposition.

[0033] Gate electrode material is deposited on the oxide layer 12 inside the trench 11 to cover the trench 11 sufficiently. Impurities doped with polysilicon, silicide, or metal can be used as the gate electrode material.

[0034] After the polysilicon is formed, a CMP process is performed on the resulting structure until the surface of the silicon substrate 10 is exposed.

[0035] By forming a buried type gate according to the method described above, it is easy to planarize the gate.

[0036] Fig. 2d illustrates forming and wiring an example source/drain. In particular, a gate oxide layer 14 is formed on the substrate 10 including the gate electrode 13. The gate oxide layer 14 is deposited and formed with a thickness of about 500 to 1000Å by LPCVD or HDP CVD.

[0037] Then, after a polysilicon layer 15 is deposited on the gate oxide layer 14 by, for example, LPCVD, a photo process is performed to form source and drain regions, thereby forming a photoresist pattern 16 as a mask for an ion implantation. Next, impurities are ion-implanted, and the photoresist pattern is removed.

[0038] The polysilicon 15 is deposited by LPCVD at a temperature of about 420-520°C, (preferably at a temperature of about 470°C), by using a Si_2H_6 gas.

[0039] Fig. 2e is a cross sectional view of the semiconductor device with the source and the drain 17 formed.

[0040] By controlling the size of the photoresist pattern, overlap between the gate and the source/drain region can be controlled. Therefore, a device sensitive to current control can be fabricated.

[0041] Fig. 2f is a cross sectional view of the semiconductor device with contact plugs 19 formed. The contact plugs 19 may be formed as follows.

[0042] In particular, an interlayer dielectric 18 is formed on the substrate including the source and the drain 17. A contact region is formed by a photo process. By depositing and planarizing a metal layer, the contact plugs 19 are formed. The interlayer dielectric 18 is deposited by LPCVD. A TEOS oxide layer and a BPSG may be used as the interlayer dielectric 18.

[0043] In other words, by etching the interlayer dielectric 18 by a photo process such that the source/drain regions are exposed, contact holes are formed. Next, by depositing and planarizing a metal layer, the contact plugs 19 are formed.

[0044] An example semiconductor device fabricated with the processes described above comprises a trench 11 on a predetermined region of a substrate 10, a gate electrode 13 buried inside the trench 11, a gate oxide layer 14 on the trench and the gate electrode 13, a polysilicon layer 15 on the gate oxide layer 14, a source/drain region 17 doped with impurities in predetermined regions of the polysilicon layer 15, an interlayer dielectric 18 on the polysilicon layer 15 and the source/drain region 17, and contact plugs 19 in the interlayer dielectric 18, the contact plugs being in contact with respective ones of the source/drain 17.

[0045] Thus, the example methods of fabrication discussed above form a buried type gate by using a trench, thereby achieving a planarization of a device. By controlling the overlap between the gate and the source/drain regions using a source/drain mask, current control becomes easy and a device which is sensitive to current control is easily fabricated. The sufficient spaces between the gate and contacts due to the buried type gate make the fabrication processes easy.

[0046] From the foregoing, persons of ordinary skill in the art will appreciate that example methods of fabricating semiconductor devices have been disclosed. A disclosed example makes the surface of a device planar and the space between the gate and the contact large enough to facilitate the manufacture of the device by forming a buried type gate by use of a trench. This affords a device sensitive to current control by controlling the current with the source/drain.

[0047] An illustrated method of fabricating a semiconductor device comprises: forming a trench in a substrate; forming a gate electrode by depositing and planarizing an oxide layer and a polysilicon layer on the substrate including the trench; sequentially forming a gate oxide layer and a polysilicon layer on the substrate; forming source/drain regions by using a photo process; and forming contact plugs on respective ones of the source/drain regions.

[0048] An illustrated semiconductor device comprises: a trench in a predetermined region of a substrate; a gate electrode buried inside the trench; a gate oxide layer on the trench and the gate electrode; a polysilicon layer on

the gate oxide layer; source/drain regions doped with impurities in predetermined regions of the polysilicon layer; an interlayer dielectric on the polysilicon layer and the source/drain regions; and contact plugs in the interlayer dielectric in contact with corresponding ones of the source/drain.

[0049] Although certain example methods and apparatus have been described herein, the scope of coverage of this patent is not limited thereto. On the contrary, this patent covers all methods, apparatus and articles of manufacture fairly falling within the scope of the appended claims either literally or under the doctrine of equivalents.